A RISC Processor with Extended Forwarding
نویسندگان
چکیده
The paper examines a simple conceptual modification of the operation unit of a RISC processor. We propose to substitute a part of the conventional general purpose register file by a shift register for all operation results. The presented approach allows to reduce the instruction size for a great deal of instructions and so the instruction stream, and it is also a promising approach to make the processor architecture more regular.
منابع مشابه
A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملA High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملCounterrow Pipeline Processor Architecture Counterrow Pipeline Processor Architecture
The counter ow pipeline processor architecture (cfpp) is a proposal for a family of microarchitectures for risc processors. The architecture derives its name from its fundamental feature, namely that instructions and results ow in opposite directions within a pipeline and interact as they pass. The architecture seeks geometric regularity in processor chip layout, purely local control to avoid p...
متن کاملA configurable Classification Engine for Polymorphous Chip Architecture
The ever-increasing demands for bandwidth requirement, faster IP forwarding, efficient and effective firewall and flexible differentiated services has resulted in the evolution of sophisticated Network Processor Units (NPUs). We describe a novel approach to implement a pipelined, configurable IPv6 and IPv4 coprocessor for a Network Processor Unit. The coprocessor is capable of providing Forward...
متن کاملA noise-robust echo canceller on V830 multimedia RISC processor integrated into a car navigation system
This paper presents a noise-robust, fast-convergence echo canceller and its implementation on a multimedia RISC (Reduced Instruction Set Computer). Faster convergence is achieved by introducing an improved noise power estimator for step-size control. This echo canceller has been implemented on V830 multimedia embedded RISC and has been integrated into a car navigation system. V830 provides perf...
متن کامل